Generalized symbolic trajectory evaluation (GSTE) is an extension of symbolic trajectory evaluation (STE) and a method of model checking. GSTE specifications are given as assertion graphs. There are four efficient methods to verify whether a circuit model obeys an assertion graph in GSTE, Model Checking Strong Satisfiability (SMC), Model Checking Normal Satisfiability (NMC), Model Checking Fair Satisfiability (FMC), and Model Checking Terminal Satisfiability (TMC). SMC, NMC, and FMC have been proved and applied in industry, but TMC has not. This paper gives a six-tuple definition and presents a new algorithm for TMC. Based on these, we prove that our algorithm is sound and complete. It solves the SMC's limitation (resulting in false negative) without extending from finite specification to infinite specification. At last, a case of using TMC to verify a realistic hardware circuit round-robin arbiter is achieved. Avoiding verifying the undesired paths which are not related to the specifications, TMC makes it possible to reduce the computational complexity, and the experimental results suggest that the time cost by SMC is 3.14× with TMC in the case.
Introduction
Logic errors found in finite state concurrent systems are extremely important problems for both circuit designers and programmers [1] (i.e., sequential circuit designs and communication protocols). Model checking is a technique for verifying finite state concurrent systems [1] . Symbolic trajectory evaluation is a lattice-based model checking technique based on a form of symbolic simulation [2] [3] [4] . STE has shown great promise in verifying medium to large scale industrial hardware designs with a high degree of automation at both the gate level and the transistor level [4] [5] [6] [7] . Generalized symbolic trajectory evaluation [3, 8] is an extension of symbolic trajectory evaluation [9, 10] . STE is very limited in the types of properties that it can specify and verify. GSTE can handle -regular properties and maintain the efficiency and capacity of STE [9] [10] [11] [12] [13] . GSTE is originally developed at Intel and has been used successfully on Intel's next-generation microprocessors [14] .
The main disadvantage of model checking is the state explosion, which motivates the need for algorithms such as abstract technology and the data structure of BDD and so forth to alleviate it [2, [15] [16] [17] [18] . Although a lot of effort has been spent on improving this weakness, the efficient and effective method has yet to be developed. GSTE is a method of model checking and it also has the problem of state explosion. In GSTE, specifications are given as assertion graph and a model is induced by transition relation. Each edge in the model represents a state transition and a trace in the model is a state sequence, while a path in the assertion graph is an edge sequence. In SMC, NMC, and FMC, a model satisfies an assertion graph if all the traces (finite or infinite) in the model are accepted by all the paths of the same length in the assertion graph [3, 8, 19] . Results shown in [1, 9, 15, 17, [20] [21] [22] indicate that the method of enumeration usually leads to state explosion and increases the complexity of computing. As we know, traces are induced by model, and the number of traces is directly proportional to the size of model. Furthermore, paths are related to specifications. Thus, it will not need to verify each trace or path. Therefore, the key to alleviating the state explosion lies in deleting some undesired paths and traces. Aiming at this situation, this paper puts forward the filtering approach for TMC (Terminal Satisfiability Model Checking).
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Previous studies have shown or suggested that a tool is needed to tell the difference between desired paths and undesired paths. One possible method is to choose as the filter condition, where is the set of edges in assertion graph. Our approach only adds some restricted conditions into assertion graphs without changing the structure of models and assertion graphs. Each edge in the assertion graph is labeled by an antecedent ant( ) and consequent cons( ). Ant( ) and cons( ) are sets of states in the model, so we can assign the states related to specifications to the ant( ) of edge which is in . Then, we can delete undesired paths by . A fuller discussion of TMC will appear in a later section.
In this paper, we focus on the need for alleviating state explosion and present a new algorithm for TMC based on GSTE. In Section 2, we introduce the basic definitions in GSTE. In Section 3, some concepts such as terminal assertion graph, terminal path, and terminal satisfiability are defined. After a statement of the basic concepts, related properties and a theorem are given. In Section 4, we present an algorithm for verifying terminal satisfiability with an example which cannot be verified by SMC but by TMC. In the end, we use TMC to successfully verify a hardware circuit round-robin arbiter, and the time cost by SMC is 3.14× with TMC in the case. In Section 5, we prove that our algorithm is sound and complete. Section 6 is the conclusion of the paper.
Preliminaries
We introduce some basic definitions in GSTE [3, 8] . We assume a universal set of finite states, denoted by .
Model
Definition 1 (transition relation; see [3, 8] ). A relation ⊆ × is a transition relation if for all ∈ , ∃ ∈ , ( , ) ∈ . Definition 2 (model; see [3, 8] ). The model induced by the transition relation is the pair (pre, post), where
(1) the preimage transformer pre: 2 → 2 is defined as
(2) and the postimage transformer post: 2 → 2 is defined as
Definition 3 (trace; see [3, 8] 
Assertion Graph
Definition 4 (assertion graph; see [3, 8] ). An assertion graph is a quintuple = ( , V 0 , , ant, cons), where is a finite set of vertices, V 0 is the initial vertex, ⊆ × is a set of edges satisfying for all ∈ , ∃V ∈ , ( , V) ∈ , ant is a mapping: → 2 , and cons is a mapping:
Definition 5 (path; see [3, 8] Definition 6 (a trace is accepted by a path; see [3, 8] ). An execution trace in a model is accepted by a path in an assertion graph if (suppose the length of trace and path is )
where [ ] is the th state of the trace and [ ] is the th edge of the path .
Four Kinds of Verifying
Algorithms. Based on Definition 6, GSTE has four kinds of acceptance [19] . 
Terminal Satisfiability
In this section, we define some concepts such as terminal assertion graph and terminal path and give some related properties on them.
In GSTE, the set of states in model is finite (| | is finite), but each state has its successor states so that traces in the model can be extended to infinite length. Each edge in the assertion graph has its successor edges so that assertion graphs can specify infinite properties. It should be noted that in our daily life, most of the properties which have been verified are finite rather than infinite. In particular, some properties are terminated at some states and these states are not involved. In GSTE existing theories, the SMC algorithm is the only one used to handle finite properties [3, 8] ; it cannot Journal of Applied Mathematics 3 stop at some edges whose labels ant( ) are not related to the specifications and there are many redundant calculations. The program proves that we can predict the behavior of the model; these observations lead us to hypothesize that finite specifications will terminate at some states which we can predict. Corresponding to terminal specifications, the paths will also terminate at some edges, which are named terminal edge. Our algorithm will make the labels ant( ) on the edges, which cannot reach terminal edges, equal to 0. The method outlined here can be used to reduce the complexity of computation.
For convenience, we expanded the assertion graph into six-tuple.
Definition 11 (terminal assertion graph). A terminal assertion graph is a six-tuple = ( , V 0 , , ant, cons, ), where , V 0 , , ant, and cons are the same as in preliminaries; ⊆ is a set of terminal edges.
Definition 12 (terminal path). A terminal path is
where 0 is an initial edge, it starts from V 0 , and | | is a terminal edge, | | ∈ . The last edge of path must be terminal edge.
Definition 13 (a trace is accepted by a terminal path; see [3, 8, 19] ). Let = ( , V 0 , , ant, cons, ) be a terminal assertion graph and = (pre, post) be a model. Given an edge labeling : → 2 where is either ant or cons, a trace in satisfies a terminal path of the same length under if for
The trace is accepted by the terminal path if
denoted by ( , ) ⊨ ( , ).
Definition 14 (model satisfies terminal assertion graph).
A model satisfies a terminal assertion graph if for all terminal paths in and all traces in of the same length one has ( , ) ⊨ ( , ), denoted by ⊨ .
Definition 15 (model strongly satisfies assertion graph; see [3, 8] ). A model strongly satisfies an assertion graph ( = 0) if for all finite paths in and all traces in of the same length one has ( , ) ⊨ ( , ), denoted by
The Difference between Finite Path and Terminal Path. Note that there is a key difference between finite path and terminal path; unlike terminal path, which must be end up with a terminal edge ∈ , finite path can end up with any edge ∈ . Given our analysis, this suggests a terminal path will be a finite path; however, a finite path may not be a terminal path. 
Proof. According to Definition 15
Theorem 16 describes the relationship between SMC and TMC. If SMC returns true, then TMC returns true, but not vice versa. When = , terminal satisfiability behaves as strong satisfiability. When ⊆ , ̸ = , we can remove some undesired paths in the assertion graph.
Model Checking with Terminal Satisfiability
In this section, we describe a model checking method for verifying terminal satisfiability. The concept of terminal satisfiability was proposed in [19] but was not given any algorithm. In this paper, we present an algorithm and prove it.
4.1. The TMC Algorithm. In [3, 8] , the algorithms for SMC, NMC, and FMC were given. Our TMC algorithm is similar. First, we should define the backward simulation sequence.
Definition 17.
Given an assertion graph = ( , V 0 , , ant, cons, ) and a model = (pre, post), the backward simulation sequence is as below
where : → 2 ( ≥ 1) is the -step backward simulation relation. It is defined as
Based on this result, when we verify finite properties, we simply verify those traces that can reach some states in ant( ), where ∈ . These states, which are related to the property, are assigned to the label ant of the terminal edge. Then we emulate the model's behavior backwards starting from the terminal edge. The -step backward simulation relation is the set of the states that can reach the terminal edge within -step. Obviously, the backward simulation relation sequence is nondecreasing and has a least fix-point upper limit bounded by ant. We denote the least fix-point by * . Now we propose a terminal satisfiability model checking algorithm that first performs a series of graph transformations and then checks strong satisfiability on the resulting graph.
The Application of TMC.
In order to describe TMC clearly, let us look at the following example [23] .
Example 18. Consider the model in Figure 1 , where
Suppose we want to specify the following property: if the system is in the state 5 , then it must have been in 3 the last time when it was neither in 5 nor 6 . The model satisfies this property. Now, let us catch this property using the assertion graph in Figure 2 .
The fact that SMC cannot verify this property is due to undesired paths, such as the finite initial path 1 = [(V 0 , V 1 )] and the finite trace 1 = [ 4 ], 1 ⊨ ant 1 , but the first state 4 of 1 is not in the cons((V 0 , V 1 )) = { 3 }. Thus, the model does not strongly satisfy the assertion graph. If we use SMC, the SMC algorithm will return false. In order to deal with this situation in the former, [3, 8] introduce NMC and FMC. As we know, NMC and FMC have been used to deal with -regular properties. If we want to solve the SMC's limitation, we should expand finite specifications to infinite specifications. This is the key that leads to the increasing complexity of the model checking. However, the algorithm of using TMC to verify this property is more suitable. TMC can be accomplished without expanding finite specifications to infinite specifications. The following example is constructed only for the purpose of illustrating the computational procedure discussed.
Step 1. Construct the terminal assertion graph and figure out the terminal edges (Figure 3) .
Step 2. First, the fix-point * of every edge is computed according to Definition 17; then the label ant of every edge is replaced by the corresponding * ; lastly, the resulting assertion graph is gotten.
Step 3. This step behaves as the algorithm SMC : SMC( , ). The edge which is marked by the blue line is the terminal edge. Supposing = {(V 1 , V 2 )}, there is only one terminal edge in the case (Figure 3) . Thus, the terminal path can be grouped into two cases (as follows): Because the terminal path must end up with the terminal edge, there is only one terminal edge in Figure 3 and the vertex V 2 to V 1 is unreachable. Thus, if a path reaches the edge (V 2 , V 2 ) that is not a terminal path, then all terminal paths are finite. As we know, the length of a terminal path must be greater than or equal to 2. Thus, we can eliminate the path 1 and the trace 1 , which will lead to SMC returning false negative, since | 1 | = | 1 | = 1. The trace in model (Figure 1 ), if not starting from 3 , ultimately would violate the label ant((V 1 , V 2 )) on the edge (V 1 , V 2 ); therefore the model (Figure 1 ) terminally satisfies the terminal assertion graph (Figure 3 ). The calculation is as follows (after one iteration, every edge can be reached to the fix-point).
The first iteration (initialization):
The second iteration: 
After replacing the label ant of each edge with the corresponding fix-point * , the resulting assertion graph is shown as Figure 4 .
As can be seen, ant of each edge has been reached by the minimum, and TMC returns true. Thus, the model satisfies the terminal assertion graph.
A Hardware Verification Case of TMC.
In this section, we present a case study of TMC on hardware verification. The circuit we choose for this study is a round-robin arbiter, which is the core component in many real network systems [24] . An arbiter has inputs and the output is a vector encoding of arbitration results. Request with highest priority in roundrobin order is granted in each cycle, and the priority of the request which is granted in last arbitration will become the lowest in the next round; this protocol guarantees a dynamic priority assignment to requestors without starvation. We consider the arbiter with 4 inputs (shown in Figure 5 ). First, the priority of inputs is placed in descending order from req[0] to req [3] [25, 26] . Thus, req[0] has the highest priority, req [1] has the next priority, and so on. Each input of the arbiter in Figure 5 is connected to a switch cell; only one of the four inputs will succeed each clock cycle. Others are rejected and must retry later. routeEnable is enable signal.
We model this arbiter as a finite state machine (shown in Figure 6 ) according to its truth table in paper [24] . The input req[3 : 0] is a vector of ternary-valued variables; each variable can take 0, 1, or . indicates that variable can take 0 or 1. trans 0 1 t r a n s 3 0 t r a n s 0 3 t r a n s 1 2 t r a n s 2 1 
Safety property: once a request reqi is set high from a state and kept high, then the request will be granted after several cycles. Suppose a state where the value of grant is [1, 0] , which means that the last request granted is req2; if the request req2 is set high again and kept high, then the request will be granted after at most 4 cycles. We use the terminal assertion graph to specify this property (shown as in Figure 7 ) [24] . Consider ant set = req0 = 0&req1 = 0&req2 = 1&req3 = 0, ant set 1 = req2 = 1&req3 = 0&req0 = 0&req1 = 1, ant set 3 = req2 = 1&req3 = 1, ant set 0 = req2 = 1&req3 = 0&req0 = 1,
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True/True V 3 ant V 3 V 0 /True a n t V 3 V 1 / T r u e a n t V 0 V 1 / T r u e a n t V3 V2 / T r u e
ant Vset V 1 /True a n t V s e t V 0 /T r u e a n t V s e t V 3 / T r u e ant V 2 Vend/cons 
The edge ( 2 , end) is the terminal edge. We only verify those paths that end up with the edge ( 2 , end). If we use SMC to verify this property, we must verify all finite paths. If using TMC, we only need to verify terminal paths. In the terminal assertion graph (Figure 7 ), all finite paths are as follows:
If we use SMC, we must verify 22 paths: 1 , . . . , 22 . But we use TMC only to verify 16 , . . . , 22 . Therefore, the time cost by SMC is 3.14× with TMC in this case.
Correctness Proof
In this section, we formally prove that the TMC algorithm is both sound and complete.
The Logic of Algorithm.
⊨ ⇔ for all in , for all in of the same length, and ( , ) ⊨ ( , ) ⇔ for all in and for all in of the same length,
By analyzing algorithm TMC, in the end, we use SMC( , ). Consider
It indicates that we can only get ∀ in , ∀ in of the same length,
But we are aiming at (according to (19) ) ∀ in , ∀ in of the same length,
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Then, if we want to prove TMC is correct, we must prove that (according to (21) and (22)) ∀ in , ∀ in of the same length, 
Proof (mathematical induction). Suppose | | = | | = + 1.
According to (24)- (25),
According to (27)-(28),
Then, the conclusions (1), (2), and (3) are true for = 2.
Second
Step. We already saw that the conclusions are true for = 2. Assume this, for an arbitrary , the above lemma is true for = , then we get the following.
( represents all traces of length + 1 and represents all terminal paths of the same length) (1) 
Third
Step (let us derive the lemma is true for = + 1 from above assumption). We must consider all terminal paths of length + 2 and all traces of the same length.
( By the induction hypothesis we have the following conclusion: 
According to (31),
namely,
Consider
8
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According to (35)-(37),
which exactly means that the lemma holds for = + 1. Therefore, the lemma is true for all starting with 2.
The conclusions of Lemma 19 have been used to prove Theorem 20. At the same time, Lemma 19 gives the conclusion that the backward simulation sequence is a convergent sequence. If the length of the path is , then the simulation sequence of the th edges will reach the fixed point through at least + 1 − iterations. Suppose * is the fix-point of the backward simulation sequence based on the terminal set ; after replacing the label ant of each edge with the corresponding fix-point * ,
the resulting assertion graph is denoted by .
Theorem 20. Consider
Proof. According to Section 5.1 (the logic of algorithm), we know ( * ) holds equivalent to the following ( * * ). For any ≥ 2, represents all terminal paths of length in assertion graph ( is also the terminal path in assertion graph ) and represents all traces of the same length in model . Consider
The direction ⇐ is obvious, since * ( ) ⊆ ant( ) for any ∈ . The direction ⇒: when ⊨ ant , according to Lemma 19 ,
therefore, ⊨ ant ⇒ ⊨ * .
can be obtained through a series of transformations on . Theorem 20 guarantees that these transformation operations will not change the model's features on terminal satisfiability. 
Theorem 21 proves that the TMC algorithm is sound.
The TMC Algorithm Is
Complete. Now let us prove the completeness of the algorithm. First, we need the following lemma.
Lemma 22 (see [3, 8] ). For any ≥ 1, ∈ , and any ∈ ( ), there is a finite initial path and a finite trace of some length ≤ such that
Lemma 22 provides a counterexample for the proof of Theorem 25. We can find a path and a trace satisfying ⊨ ant but ⊭ cons when TMC returns false.
. .] is the simulation sequence used in SMC algorithm; for more, please read [3, 8] .
Lemma 23 (see [3, 8] ). For all ≥ 1 and ∈ ,
According to the results of Lemma 23, we can conclude that ( ) ⊆ * ( ) when ant( ) = * ( ). 
Proof (mathematical induction). is a subscripted variable of the simulation sequence .
(1) ( = 1): when ∈ , we have 1 ( ) = ant( ); for all ∈ 1 ( ), there is a path = [ ] of length 1 and a trace
= [ ] such that
When ∈ − , we have two cases.
Case 1. out( ) ∩ = 0, 1 ( ) = 0, the conclusion is obvious. 
namely, there is a path = [ + ] of length 2 and a trace = [ ] such that
(2) Suppose the lemma is true for = ( is an arbitrary integer), we can get for all ∈ , for all ∈ ( ), there is a finite path starting from and a trace starting from of some length (1 ≤ ≤ + 1) such that
(3) Suppose = + 1 for all ∈ and for all ∈ +1 ( ), according to Definition 17, we also have two cases. Case 1. ∈ ( ); the lemma is obviously true according to induction hypothesis.
Case 2. Consider
⇒ ∃ ∈ ( + ) s.t. ∈ pre ( )
by the induction hypothesis, there exists a path + of length (1 ≤ ≤ + 1) which starts from + and a trace which starts from such that
According to (51), there is a path = ( : + ) of length + 1 and a trace = ( : ) of the same length such that
(1), (2) , and (3) show that the lemma is true.
Lemma 24 ensures that the counterexample path which we find is the terminal path. 
When 1 ∈ , 1 is the terminal path. Namely, there exists an initial terminal path 1 and a trace 1 of the same length such that 1 ⊨ ant 1 , 1 ⊭ cons 1 ; according to Definition 14, we get ⊯ .
When 1 ∈ − , 1 is not the terminal path, we know 1 ∈ * ( 1 ), 1 ∉ cons( 1 ). By analyzing Algorithm 1, we find that the terminal assertion graph is already updated to when we call the SMC, and every edge in is labeled with * ( )/cons( ). In , for all ∈ , ant( ) = * ( ). According to Lemma 23, we get 1 ∈ * ( 1 ) ⊆ * ( 1 ), 1 ∉ cons( 1 ). According to Lemma 24, there exists a finite path
Conclusions
This paper has presented a theoretical and experimental study of the TMC process and related concepts, such as terminal assertion graph, terminal path, and terminal satisfiability. Under the basis of the concept mentioned above, to improve the efficiency of the method SMC and solve its limitation, this paper presented an algorithm TMC. The approach TMC is explained and discussed thoroughly in the body of the paper. Then, we use the hardware circuit round-robin arbiter to specify that TMC can be used in industry successfully. In the end, this paper proves that our approach is sound and complete. The method outlined here can be used to deal with finite specifications. It remains to be determined whether our approach will be suitable for infinite specifications.
